STLS2F Loongson 2F high performance bit superscalar MIPS. ® microprocessor. Features. □ bit superscalar architecture. □ MHz clock frequency. Loongson 2F: High performance bit superscalar MIPS. ® microprocessor. Features. □ bit superscalar architecture. □ MHz clock. ICT Loongson 2F (ST STLS2F01) (Godson-2). ICT Loongson 2F ( MHz) (90 nm) + MB of DDR2. Lemote YeeLoong notebook. 4-way superscalar.
|Published (Last):||1 September 2015|
|PDF File Size:||15.3 Mb|
|ePub File Size:||7.10 Mb|
|Price:||Free* [*Free Regsitration Required]|
The issued instruction reads its source operands from the physical register file and is sent to the associated functional units. Views Read Edit View history.
Package: linux-image-loongson-2f (3.16+63+deb8u2)
The manufacturer states that the user experience of the desktop solution has been significantly improved over its Loongson-3A based predecessor. Please improve this article by removing excessive or inappropriate external links, and converting useful links where appropriate into footnote 2.
For the performance, because the frequency is only 1.
Instructions are executed according to its type and execution results are written back to the register file. It is fabricated with 0. One instruction with all required operands ready is selected from the fixed- or floating-point reservation station for each functional unit.
Renamed instructions are dispatched to the fixed- or floating-point reservation station to be executed, and are sent to the reorder queue for in-order graduation. In other projects Wikimedia Commons.
Marvell 88E “Link Street”.
Retrieved 16 April Li Guojie, chairman of Dawning Information Industry Company and director and academician of the Institute of Computing Technology, said research and development of the Dawning is expected to be completed in two years. This desktop 2r uses an optimized version of Fedora 13, with a lot of software ported and available, such as Kingsoft WPS office suite. This list is incomplete ; you can help by expanding it.
Up to four instructions can be committed in program order per cycle. Archived from the original on 4 June The renamed instructions are latched to be sent to reservation stations and queues in next cycle. Retrieved 26 May The highest frequency of Godson-3B is 1.
Intel Core 2 Duo P vs vs Loongson 2F MHz
Based in BeijingBLX focuses on designing the bit Loongson general-purpose and embedded processors, together with developing software tools and reference platforms. The Loongson 3 adds over new instructions over Loongson 2. Inter-instruction dependencies among four instructions mapped in the same cycle are also checked.
This page was last edited on 2 Decemberat This article’s use of external links may not follow Wikipedia’s policies or guidelines. Archived from the original on 23 April Archived from the original on 25 July From Wikipedia, the free encyclopedia.
Archived from the original on 23 October Tag compare is also performed at this stage, but value selection according to tag compare result is delayed to next cycle.
ICT Loongson (Godson)